

ES PATENT AND TRADEMARK OFFICE 218

- APPLICANT

Manoj KHARE et al.

RECEIVED

SERIAL NO.

09/749,660

MAR 0 7 2002

FILING DATE

12/28/2000

Technology Center 2100

GROUP ART UNIT :

2185

FOR

METHOD AND APPARATUS FOR REDUCING MEMORY

LATENCY IN A CACHE COHERENT MULTI-NODE

ARCHITECTURE

EXAMINER

Unknown

Commissioner of Patents Washington, D.C. 20231

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

SIR:

In accordance with Applicant's duty of disclosure under 37 C.F.R. §1.56(a) and §1.97(c), the references listed on the attached form PTO-1449 are hereby brought to the Examiner's attention. Copies of the references are enclosed. These references were uncovered through a keyword computer search.

It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear in the "references cited" on any patent to issue therefrom.

Respectfully submitted,

KENYON & KENYON

Date: February 25, 2002

Bv: 14

Shawn W. O'Dowd (Reg. No. 34,687)

KENYON & KENYON 333 West San Carlos, Suite 600 San Jose, CA 95110

(408) 975-7500

(408) 975-7501 (fax)



CERTIFICATE OF MAILING

PECHNOLOGY CONTER 2002

I hereby certify that the following documents are being deposited with the United States Postal Service as First Class Mail in a large envelope addressed to: Assistant Commissioner for Patents, Box IDS, Washington, DC 20231, marked "____ of 3_", with regard to Docket No. 2207/9865, Serial No. 09/749,660

- 1. Information Disclosure Statement Under 37 C.F.R. 1.97
- 2. Copies of All References Listed on IDS
- 3. Postcard

Dated: February 25, 2002

KENYON & KENYON

SJ01 31322 v 1